Author(s): Garima Thakur, Harsh Sohal, Shruti Jain

Email(s): , ,

DOI: 10.5958/2349-2988.2018.00015.3   

Address: Garima Thakur, Harsh Sohal, Shruti Jain
Department of Electronics and Communication Engineering, Jaypee University of Information Technology, Solan
*Corresponding Author

Published In:   Volume - 10,      Issue - 2,     Year - 2018

This paper discusses the comparison of various addition algorithms for different performance parameters like speed, area and power. We have studied and implemented different adders like ripple carry adder, carry skip adder, carry select adder, carry look ahead adder, Kogge stone adder and carry increment adder. To get great performance in processing system or in other multi-core devices, adders are always termed to be the most basic requirements. If the speed of adder improves or fastens, then there will be an automatic improvement in the speed of the system. Verilog coding is used for comparative analysis of various adders. Using Xilinx ISE 14.1 Design Suite various adders are simulated and synthesized for Spartan 3E FPGA. 4-bit Kogge stone adder was found to have less delay (8.608ns) and low power (0.042 W) than other 4-bit adders. The proposed 8-bit Carry increment adder using Kogge stone adder was implemented which has basic significant reduction in delay with 12.345ns and power with 0.054 W.

Cite this article:
Garima Thakur, Harsh Sohal, Shruti Jain. An Efficient Design of 8-bit High Speed Parallel Prefix Adder. Research J. Science and Tech. 2018; 10(2):105-114. doi: 10.5958/2349-2988.2018.00015.3

Recomonded Articles:

Author(s): Garima Thakur, Harsh Sohal, Shruti Jain

DOI: 10.5958/2349-2988.2018.00015.3         Access: Open Access Read More

Research Journal of Science and Technology (RJST) is an international, peer-reviewed journal, devoted to science and technology...... Read more >>>

RNI: Not Available                     
DOI: 10.5958/2349-2988 

Recent Articles